For a system, RAM - 64KB, Block size - 4 bytes, Cache size - 128 bytes, 2-way Set Associative cache. CPU requires to access following memory locations while running a program "Test_Cache" 1024, 137, 11, 75, 74, 72, 133, 7, 69, 130, 129, 66, 65, 10, 5, 3 (for convenience, addresses are given in decimal). Calculate the Hit ratio assuming the cache is empty at the beginning. Also count the number of blocks replaced in cache memory if LRU (least Recently Used) is used as replacement algorithm. Please construct a table as follows and calkulate'provide info for each address. Block of Set no Consequence Comments, if any Memory address Hit/Miss Line RAM no
For a system, RAM - 64KB, Block size - 4 bytes, Cache size - 128 bytes, 2-way Set Associative cache. CPU requires to access following memory locations while running a program "Test_Cache" 1024, 137, 11, 75, 74, 72, 133, 7, 69, 130, 129, 66, 65, 10, 5, 3 (for convenience, addresses are given in decimal). Calculate the Hit ratio assuming the cache is empty at the beginning. Also count the number of blocks replaced in cache memory if LRU (least Recently Used) is used as replacement algorithm. Please construct a table as follows and calkulate'provide info for each address. Block of Set no Consequence Comments, if any Memory address Hit/Miss Line RAM no
Chapter11: Operating Systems
Section: Chapter Questions
Problem 30VE
Related questions
Topic Video
Question
Expert Solution
This question has been solved!
Explore an expertly crafted, step-by-step solution for a thorough understanding of key concepts.
This is a popular solution!
Trending now
This is a popular solution!
Step by step
Solved in 2 steps with 1 images
Knowledge Booster
Learn more about
Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, computer-science and related others by exploring similar questions and additional content below.Recommended textbooks for you
Systems Architecture
Computer Science
ISBN:
9781305080195
Author:
Stephen D. Burd
Publisher:
Cengage Learning
Systems Architecture
Computer Science
ISBN:
9781305080195
Author:
Stephen D. Burd
Publisher:
Cengage Learning