Assume you have a small virtual address space of size 2048 KB, and that the system uses paging, but that each page is of size8 bytes, For each of the questions below please answer with only the number. (a) How many bits are in the virtual address in this system? (b) How many bits are in the VPN? (c) How many bits are in the Offset? (d) How many entries would the Page Table contain?

Assume you have a small virtual address space of size 2048 KB, and that the system uses paging, but that each page is of size8 bytes, For each of the questions below please answer with only the number. (a) How many bits are in the virtual address in this system? (b) How many bits are in the VPN? (c) How many bits are in the Offset? (d) How many entries would the Page Table contain?

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter11: Operating Systems

Section: Chapter Questions

Problem 26VE

See similar textbooks

Similar questions

A system that uses a two-level page table has 2¹2 - byte pages and 32-bit virtual addresses. The first 8 - bits of the address serve as the index into the first level page table. The number of bits specify the second level index is
Assume you have a small virtual address space of size 2048 KB, and that the system uses paging, but that each page is of size 8 bytes. For each of the questions below please answer with only the number. (a) How many bits are in the virtual address in this system? (b) How many bits are in the VPN? (c) How many bits are in the Offset? (d) How many entries would the Page Table contain? page
Consider a computer system with a byte- addressable main memory of size 16 Gigabytes. The computer system has a direct-mapped cache of size 64 Kilobytes, and each cache block is of size 32 bytes. What is the size of the tag field in bits?
For a page size of 200 words, what is the page number and offset for a logical address of 1142
On a simple paging system with 224 bytes of physical memory, 256 pages of logical address space, and a page size of 210 bytes. 1. How many bits are needed to store an entry in the page table (how wide is the page table)? Assume a valid/invalid 1-bit is included in each entry. 2. If the page table is stored in the main memory with 250nsec access time, how long does a paged memory reference take? 3. If the page table is implemented using associative registers that takes 95nsec. and main memory that takes 200nsec, what is the total access time if 75% of all memory references find their entries in the associative registers?
Glven the below 16-bit Logical Address: 0001000011001101 And the related Process Page Table: Page# Contents 00101 1 00110 01001 3 11001 4 11101 00010 00111 Show the physical address that results from the translation using paging, knowing that the page size is 2K.
Suppose a computer system uses 16-bit addresses for both its virtual and physical addresses. In addition, assume each page (and frame) has size 256 bytes. How many bits are used for the page number? How many bits are used for the offset? With this system, what’s the maximum number of pages that a process can have? Suppose that each entry in the page table comprises 4 bytes (including the frame number, the valid bit, and miscellaneous “bookkeeping bits”). An OS uses an array to store the page table. What is the size of the page table? Furthermore, suppose the first 6 pages of a process map to frames 222 to 227 (as decimal numbers), and the last 5 pages of the process map to frames 1 to 5 (also decimal numbers). All other pages are invalid. Draw the page table, including the valid bit and the frame number.
Consider a logical address of 128 pages of 1024 words each, mapped onto a physical memory of 64 frames. i. How many bits are there in the logical address? ii. How many bits are there in the physical address? III. What is the size of the page table?
What is an Internet Protocol (IP) address, and how does it work? What exactly is a mnemonic address, and how does it function in practice? The number of different domains that may be represented using the 32 bit format is limited only by the available memory. And how many machines are allowed to be a member of a domain at any one time?
In a computer system, the physical address space is 32 bits. The size of the pages is 4 KB. The maximum size of the page table of a process is 72 MB. Each table entry of page contains 2 permission bit,1 valid bit, 1 dirty bit along with the translation bits. What is the length of the virtual address supported by the given computer system? (answer in bits)
Suppose a computer using direct-mapped cache has 232 bytes of byte-addressable main memory and a cache of 1024 blocks, where each cache block contains 32 bytes.Q.) What is the format of a memory address as seen by the cache; that is, what are the sizes of the tag, block, and offset fields?
Computer Science Explain in detail the steps in translating a 24-bit Virtual Address to a 32-bit Physical Address in a system with a two-level page table where the page directory is 32 entries and the size of each page table is 512 entries. Include the length of the bit fields that make up the Virtual Address and the Physical address.