Suppose that a 16M X 16 memory built using 512K X 8 RAM chips and memory is word- addressable. You need to explain your answers with providing reasons or showing calculations. 1) How many RAM chips are necessary? 2) How many banks will this memory have? 3) How many address bits are needed for each RAM chip? 4) How many address bits are needed for all of memory? 5) If high-order interleaving is used, where would address 52 (base 10) be located? (What Bank# and what Offset#?)

Suppose that a 16M X 16 memory built using 512K X 8 RAM chips and memory is word- addressable. You need to explain your answers with providing reasons or showing calculations. 1) How many RAM chips are necessary? 2) How many banks will this memory have? 3) How many address bits are needed for each RAM chip? 4) How many address bits are needed for all of memory? 5) If high-order interleaving is used, where would address 52 (base 10) be located? (What Bank# and what Offset#?)

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter4: Processor Technology And Architecture

Section: Chapter Questions

Problem 2PE: If a microprocessor has a cycle time of 0.5 nanoseconds, what’s the processor clock rate? If the...

See similar textbooks

Similar questions

If a microprocessor has a cycle time of 0.5 nanoseconds, what’s the processor clock rate? If the fetch cycle is 40% of the processor cycle time, what memory access speed is required to implement load operations with zero wait states and load operations with two wait states?
Most Intel CPUs use the __________, in which each memory address is represented by two integers.
Suppose that a 16M x 16 main memory is built using 512K x 8 RAM chips and that memory is word addressable. a) How many RAM chips are necessary? b) If we were accessing one full word, how many chips would be involved? c) How many address bits are needed for each RAM chip? d) How many banks will this memory have? e) How many address bits are needed for all memory? f) If high-order interleaving is used, where would address 14 (which is E in hex) be located? g) If low-order interleaving is used, where would address 14 (which is E in hex) be located?
Suppose that a 64M x 16 main memory is built using 512K × 8 RAM chips and memory is word-addressable. a) How many RAM chips are necessary?b) If we were accessing one full word, how many chips would be involved?c) How many address bits are needed for each RAM chip?d) How many banks will this memory have?e) How many address bits are needed for all of memory?f) If high-order interleaving is used, where would address 32(base 10) be located? (Your answer should be "Bank#, Offset#")g) Repeat (f) for low-order interleaving.
Suppose that a 32M X 32 memory built using 512K X 8 RAM chips and memory is word-addressable. 1) How many RAM chips are necessary? 2) If we were accessing one full word, how many chips would be involved? 3) How many address bits are needed for each RAM chip? 4) How many banks will this memory have? 5f) If high-order interleaving is used, where would address 0x11011 be located? (Answer should be: bank# & offset#)
Suppose that a 64M X 16 memory built using 512KX 8 RAM chips and memory is word- addressable. You need to explain your answers with providing reasons or showing calculations. 1) How many RAM chips are necessary? 2) How many address bits are needed for each RAM chip? 3) How many banks will this memory have? 4) How many address bits are needed for all of memory? 5) If high-order interleaving is used, where would address 97 (base 10) be located? (What Bank# and what Offset#?)
Suppose that a 2M x 16 main memory is built using 256K × 8 RAM chips and memory is word-addressable. a) How many RAM chips are necessary? b) If we were accessing one full word, how many chips would be involved? c) How many address bits are needed for each RAM chip?
Suppose that a 4M × 32 main memory is built using 128K × 8 RAM chips and memory is word addressable (word size = 32 bits)a. How many RAM chips are needed?b. How many chips would be involved when accessing a full word?c. How many banks will this memory have?d. How many address bits are needed for the whole main memory?e. If high-order interleaving is used, where would the address 7060016 be located (in which bank)?f. If low-order interleaving is used, where would the address 2C77D516 be located?
Assume that we have a computer system with a main memory consists of 4 RAM chips [RAM 0, RAM 1, RAM 2, RAM 3] in which each chip is in one row. Moreover, each RAM chip is word-addressable with 64 bits per word. The size of address bus is 30 bits. What is the size of data bus? How many bits are required to select RAM chips? How many bits are required to select: memory locations? What is the total size of main memory? If the memory uses the following ordering for the address bus: Data location selecting Which interleaving method this memory uses? If we have (000000000000000111010001110101)2 on the address bus, which RAM chip will be selected? RAM selecting
Suppose that a 2M × 16 main memory is built using 256K × 8 RAM chips and that memory is word addressable.1. a) How many RAM chips are necessary?2. b) If we were accessing one full word, how many chips would be involved? 3. c) How many address bits are needed for each RAM chip?4. d) How many banks will this memory have?5. e) How many address bits are needed for all memory?6. f) If high-order interleaving is used, where would address 14 (which is E in hex) be located?7. g) Repeat exercise 9f for low-order interleaving.
Suppose we have 1G x 16 RAM chips that make up a 32G x 64 memory that uses high-order interleaving. (This means that each word is 64 bits in size and there are 32G of these words.) a) How many RAM chips are necessary? b) Assuming four chips per bank, how many banks are required? c) How many lines must go to each chip? d) How many bits are needed for a memory address, assuming it is word addressable? e) For the bits in part d, draw a diagram indicating many and which bits are used for chip select, and how many and which bits are used for the address on the chip.
Assume a RAM consists of 1M bytes, and it is byte addressable. It uses a cache memory consisting of 16 4K-byte blocks. How many bits are in a RAM address? How many bytes are in the cache memory? How many bits are in the cache tag? How many bits are needed to determine a byte's position within a block?