Assume that a system is using write-thoughcache. It has 70% write hits. The cache operatesin look-aside mode with a read-hit ratio of 80%.The program run on the system is such that ithas memory reference for read 70% of time andfor write is 30%. The main memory cycle time is100ns and the cache access is 20ns.(Furtherassume we are using no write allocate policy)Difference between average write access timeand average read access time is(in ns).

Answered: Image /qna-images/answer/c92c4aa6-9f8c-489a-84dd-e2361875e765.jpg

Answered: s using write-thoug mits. The cache ope…

Engineering

Computer Science

s using write-thoug mits. The cache ope a read-hit ratio of system is such tha or read 70% of time in memory cycle tir

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Related questions

Q: We are not qualified to discuss operating system processes.

A: A software programme known as an operating system serves as an administrator for other application…

Q: What makes a wide area network distinct from a local area network?

A: Local Area Network (LAN): A LAN is a group of network devices that allow communication between…

Q: Explain the workings of the internet and list all gadgets that are part of the internet connection?

A: Internet Operation: The internet is said to be a computer network that transfers different types of…

Q: If a data item is not to be included in a data model, why is this the case?

A: let us see the answer:- Introduction;- The process of database design begins with data modeling.…

Q: What is regression testing?

A: Introduction: In this instance, regression refers to a previously fixed software bug that has…

Q: Please explain how an engineer who is responsible for developing a system requirements specification…

A: Given: Please explain how an engineer who is responsible for developing a system requirements…

Q: For a digraph with n vertices, what is the largest number of distinct solutions the topological…

A: For a digraph with n vertices, the largest number of distinct solutions the topological sorting…

Q: 3. Provide an example of how to achieve encapsulation in Java. 4. Is it possible to declare abstract…

A: 3) Encapsulation is the process of keeping the data and code together inorder to provide security.…

Q: Write a program to enter a value of x and compute the value of y where if x ≥ 0 y = x -x if x<0

A: As per the requirement program is developed. Note: In the question programming language is not…

Q: If adding a data object to a data model is not recommended, why is this the case?

A: If adding a data object to a data model is not recommended, why is this the case? Yes it is not…

Q: QUESTION 17 Which one of the following bucket array size will be the best to "spread out the…

Q: What role do computers play in scientific research? Make a case by citing instances to back it up.

A: Scientific Research: Computers gather and analyze data. Data is kept in word files or excel sheets…

Q: Give an example to illustrate why requirements engineering and design are complementary tasks (with…

A: GIVEN: Can you provide an example of how requirements engineering and design are related processes…

Q: Are there any differences between computer architecture and computer organisation? Please offer…

A: "What" is computer architecture. The "How" is a computer organization. What the system does is…

Q: What role do computers play in scientific research? Make a case by citing instances to back it up.

A: Importance of computers in scientific research The importance of computers in scientific research is…

Q: Differentiate between a database designer and a database administrator. Provide an example of each…

A: database administrator The Site Administrator (also known as the DBA) is responsible for directing…

Q: loud computing has a number of benefits, but it also has a number of drawbacks.

A: Cloud Computing definition, it is a method of providing an organization's computers and devices with…

Q: how many time the following program will * print the message? in C++ int i = 1 ; i = i 1; - while(i)…

A: C++ Many people believe that C++, an object-oriented programming (OOP) language, is the finest…

Q: Through the use of interface cards, an expansion bus links the CPU to peripheral devices. why?

A: This is an explanation for what happened: An extension bus is a kind of computer bus that moves data…

Q: Given the code: long x; cout > X; Write a few lines of code to repetitively remove the least…

A: code in step 2

Q: Please provide an explanation as to why it is very necessary for systems analysts to maintain a…

A: Given: Please provide an explanation as to why it is very necessary for systems analysts to maintain…

Q: A с E (i) B D F A C E B D F A с E B D F (ii) Figure 2 Bayesian network models for P(A, B, C, D, E,…

Q: he following explanation of dynamic memory allocation is provided in language that is easily…

A: Dynamic Memory Allocation is a process in which we allocate or deallocate a block of memory during…

Q: In order to provide local and internet network connection, identify the responsibilities of various…

A: Given: Network devices, often known as networking hardware, are physical devices that allow computer…

Q: When discussing a computer network's dependability and availability, explain how these two phrases…

A: Given: A computer is said to have reliability if it performs as predicted. In the context of a…

Q: What are the applications of Subneting?

A: Subnetting is a segmented piece of a larger network which are part of the internet protocol for…

Q: Only one form of memory may be improved, so which one would you choose and why? The three types of…

A: Memory refers to the psychological of the acquiring , storing, retaining and later retrieving the…

Q: What exactly is the meaning of the term "low-level programming language"?

A: Low-level languages are those that are developed to directly operate and manage the whole of a…

Q: Explain what a write-through cache modification and a write-back cache modification are, how they…

A: A processor that attempts to write a word examines the address for the availability of cache and…

Q: Q3: Design a circuit to solve the following differential equation using minimum number of…

A: According to to the information given:- We have to design a circuit to solve the following…

Q: Cloud-based services and applications for networks

A: cloud-based network services and application are hosted

Q: There is an increase in the use of symmetrical multiprocessing systems. Three advantages of…

A: Uses of Symmetric Multiprocessing Some of the uses of symmetric multiprocessing are as follows −…

Q: How might the four organizational frameworks be used to a prospective project that includes the…

A: Model with four frames: The Four Frame Model is a conceptualization that splits every organization…

Q: Explain a podcast and how it differs from a regular audio file.

A: Podcast podcasting is a method of distributing multimedia files like audio, video programs over the…

Q: If adding a data object to a data model is not recommended, why is this the case?

A: Adding a data object to a data model is not recommended, the reason for this case is as follows.

Q: Flaws in wireless networks may lead to malfunctions and downtime. Identify three of these issues and…

A: Keeping activities functioning is crucial in today's business climate, which requires wireless…

Q: Question 6: Why set title rows?

Q: Write a code to display the prime numbers between 1 and 1000.

A: CODE IS GIVEN BELOW:

Q: Apply (Methods switch statement, input validation, printf). Write a java program ( user either the…

A: Given rates in question 1 US $ = 1.26 Canadian dollars 1 US $ = 0.89 Euro 1 US $ = 0.74 Pounds…

Q: Describe the functions and capabilities of a monitor.

A: The question has been answered in step2

Q: How does computer science differ from other academic disciplines? What is the precise sequence in…

A: Below, you can find our response: Computer science is a broad field that includes: Programming and…

Q: What is the "Hybrid Approach" in data warehousing?

A: answer is

Q: elect all that apply XML is: A way to describe structured data A way to explain web page output.…

A: XML is: A way to describe structured data Extensible Markup Language (XML) is a markup language…

Q: Why is wireless network performance worse than that of wired networks?

A: Wireless networks are often less secure than their wired counterparts as communication signals are…

Q: What what is a data warehouse? In a few sentences, please explain why data warehousing is necessary.

A: The question has been answered in step2

Q: What makes a wide area network distinct from a local area network?

A: Given To know about wide area network and a local area network.

Q: It's important to know what computer science is and what makes it distinct from other academic…

A: The question has been answered in step2

Q: Does it exist to separate computer architecture from computer organisation? You're welcome to…

A: GIVEN: Does it possible to separate computer architecture from computer organisation.

Q: What exactly is meant by the term "IT"?

A: IT (Information Technology): It stands for the "Information Technology" and is pronounced "I.T." It…

Q: Alice and Bob use the ElGamal scheme with a common prime q=131 and a primitive root a=6. Let Bob's…

A: Your answer is given below:

Concept explainers

Types of database architectures

A Database Architecture represents the Database Management System’s (DBMS) design (schema). The DBMS architecture makes it easy to understand the components involved in the database system and their relations. The DBMS architecture may vary based on the system on which it runs. Some systems contain both client and server machines whereas some run only on a server machine. Based on the architecture, the system can be classified as centralized, decentralized, or hierarchical.

Question

Assume that a system is using write-though
cache. It has 70% write hits. The cache operates
in look-aside mode with a read-hit ratio of 80%.
The program run on the system is such that it
has memory reference for read 70% of time and
for write is 30%. The main memory cycle time is
100ns and the cache access is 20ns.(Further
assume we are using no write allocate policy)
Difference between average write access time
and average read access time is
(in ns).

Expert Solution

This question has been solved!

Explore an expertly crafted, step-by-step solution for a thorough understanding of key concepts.

SEE SOLUTION Check out a sample Q&A here

Step 1

VIEW

Step 2

VIEW

Step 3

VIEW

Step by step

Solved in 3 steps with 3 images

SEE SOLUTION Check out a sample Q&A here

Knowledge Booster

Learn more about

Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, computer-science and related others by exploring similar questions and additional content below.

Similar questions

In a two-level cache system, the access time of cache L₁ is 2 cycle and the access time of cache L2 is 7 cycle. The miss rate of L₁ is thrice the miss rate of L2. the miss penalty from the L2 cache to main memory is 20 clock cycles. The average memory access time of the system is 4 cycle. The hit rate of L2 is (correct up to 2 decimal places).
A cache is set up with a block size of 32 words. There are 64 blocks in cache and set up to be 4-way set associative. You have byte address 0x8923. Show the word address, block address, tag, and index Show each access being filled in with a note of hit or miss. You are given word address and the access are: 0xff, 0x08, 0x22, 0x00, 0x39, 0xF3, 0x07, 0xc0.
Suppose that in 1000 memory references there are 50 misses in the first-level cache, 20 misses in the second-level cache, and 5 misses in the third-level cache. Assume the miss penalty from the L3 cache to memory is 100 clock cycle, the hit time of the L3 cache is 10 clocks, the hit time of the L2 cache is 4 clocks, the hit time of L1 is 1 clock cycle. What is the average memory access time?
The memory access time is I nanosecond for read operation with a hit in cache. * nanoseconds for a read operation with a miss in cache, 2 nanoseconds for a write operation with a hit in cache and 10 anoseconds for a write operation with a miss in cache. Execution of a sequence of instructions involves 100 instruction fetch operations, 60 memory operand read operations and 40 memory operand write operations. The cache hit-ratio is 0.9. The average memory access time (in nanoseconds) in executing the sequence of instructions is
A direct-mapped cache consists of 16 blocks. A byte-addressable main memory contains 4K blocks of 16 bytes each. Access time for the cache is 30 ns and the time required to fill a cache slot from main memory is 250 ns. Assume a request is always started in sequential to cache and then to main memory. If a block is missing from cache, the entire block is brought into the cache and the access is restarted. Initially, the cache is empty. a) Show the main memory address format that allows us to map addresses from main memory to cache. Be sure to include the fields as well as their sizes. b) Compute the hit ratio for a program that loops 4 times from locations 0 to 42 (base 10) in memory. c) Compute the effective access time for this program.
A certain processor uses separate instruction and data caches with hit ratios 97% and 94% respectively. The access time from the processor to either cache is 1 clock cycle, and the block transfer time between the caches and main memory is 67 clock cycles. Among blocks replaced in the data cache, 21% is the percentage of dirty blocks (Dirty means that the cache copy is different from the memory copy). Assuming a write-back policy, what is the AMAT for the instructions in this system? Round to 2 decimal places.
A cache memory has a line size of eight 64-bit words and a capacity of 4K words. The main memory size that is cacheable is 1024 Mbits. Assuming 4-way set associative mapping and that the addressing is done at the byte level. What is the format of the main memory addresses (i.e s-d, d, and w)? For the hexadecimal main memory location 2BFACEDH, find the corresponding 4-way set-associative memory format
A memory hierarchy contains a single cache with a miss rate of 2% that holds both instructions and data. The miss penalty to access main memory is 100 cycles. 15% of the instructions are jumps, 20% are stores, 20% are loads (30% have values used in the next instruction), 10% are branches (taken 20% of the time), and 35% are ALU instructions. Jumps and branches are determined in the ID stage. What is the base CPI, and what is the effective CPI?
Here is the question: A direct-mapped cache consists of 8 blocks. A byte-addressable main memory contains 4K blocks of eight bytes each. Access time for the cache is 20 ns and the time required to fill a cache slot from main memory is 300 ns. Assume a request is always started in sequential to cache and then to main memory. If a block is missing from cache, the entire block is brought into the cache and the access is restarted. Initially, the cache is empty. b) Compute the hit ratio for a program that loops 3 times from address 0 to 75 (base 10) in memory. For b, another example has been provided in regards to a previous problem: A direct-mapped cache consists of eight blocks. Main memory contains 4K blocks of eight words each. Access time for the cache is 22 ns and the time required to fill a cache slot from main memory is 300ns (this time will allow us to determine the block is missing and bring it into cache). Assume a request is always started in parallel to both cache and to…
If memory read cycle takes 100 ns and a cache read cycle takes 20 ns, then for four continuous references, the first one brings the main memory contents to cache and the next three from cache. Find the time taken for the Read cycle with and without Cache? What is the Percentage speedup obtained?
For a system, RAM = 64KB, Block size = 4 bytes, Cache size = 128 bytes, Direct mapped cache.Calculate the Hit ratio while CPU runs program “Test_Cache”. Also count how many blocks arereplaced in cache memory assuming the cache is empty at the beginning.For the same RAM, block size and Cache memory, what would be the Hit ration in case of FullyAssociative Mapping?For the same RAM, block size and Cache memory, what would be the Hit ration in case of 4-way SetAssociative Mapping?Main Program—“Test_Cache”
Suppose the cache access time is 1 ns, main memory access time is 100 ns and the cache hit rate is 98%. Assuming memory access is initiated with cash access, what is the effective memory access time (round up to 2 digits after the decimal point)