multi-level paging used by a process that has following: a. Logical Address = 64 bits b. Page size = 1 M Byte c. Page table entry size = 4 Byte d. System is byte addressable. calculate the following. 1. Logical Address Space? 2. Maximum number of page table entries in a single page? 3. How many levels of page table entries will be used?

Systems Architecture
7th Edition
ISBN:9781305080195
Author:Stephen D. Burd
Publisher:Stephen D. Burd
Chapter6: System Integration And Performance
Section: Chapter Questions
Problem 12RQ
icon
Related questions
Topic Video
Question

Assume the following scenario for multi-level paging used by a process that has following:

a. Logical Address = 64 bits

b. Page size = 1 M Byte

c. Page table entry size = 4 Byte

d. System is byte addressable.

calculate the following.

1. Logical Address Space?

2. Maximum number of page table entries in a single page?

3. How many levels of page table entries will be used?

4. Compute the size of page tables at each level?

5. Compute the number of entries in a single page?

6. Compute the number of pages

Expert Solution
steps

Step by step

Solved in 2 steps

Blurred answer
Knowledge Booster
Instruction Format
Learn more about
Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, computer-science and related others by exploring similar questions and additional content below.
Similar questions
  • SEE MORE QUESTIONS
Recommended textbooks for you
Systems Architecture
Systems Architecture
Computer Science
ISBN:
9781305080195
Author:
Stephen D. Burd
Publisher:
Cengage Learning