Find and compare the percentage of accuracy for 1-bit branch predictor and 2-bit branch predictor for the following loop: LOOP: addi x10, x0,3 addi x11,x0,3 addi x10, x10, -1 bne x10, x0, LOOP addi x11,x11, -1 addi x10, x0,3 bne x11, x0, LOOP nop Complete the table below for each method. Start from "taken" state for 1-bit predictor. Start from "strong taken" state for 2-bit predictor. 1-bit predictor prediction X10=2 XII=3 X10 1 XII=3 X10=0 XII = 3 X10=3 XII=2 X10 = 2 XII=2 X10 = 1 XII=2 X10-0 XII=2 X10 = 3 XII = 1 X10=2 XII = 1 X10 = 1 XII = 1 X10=0 XII=1 taken X10-3 XII=0 Accuracy percentage = outcome taken 2-bit predictor prediction X10 = 2 XII=3 X10 = 1 X11 = 3 X10=0 X11 = 3 X10 = 3 XII=2 X10=2 XII=2 X10 = 1 XII = 2 X10=0 XII=2 X10 = 3 XII=1 X10=2 XII = 1 X10 = 1 XII = 1 X10-0 XII=1 taken X10=3 X11-0 Accuracy percentage = outcome taken

Find and compare the percentage of accuracy for 1-bit branch predictor and 2-bit branch predictor for the following loop: LOOP: addi x10, x0,3 addi x11,x0,3 addi x10, x10, -1 bne x10, x0, LOOP addi x11,x11, -1 addi x10, x0,3 bne x11, x0, LOOP nop Complete the table below for each method. Start from "taken" state for 1-bit predictor. Start from "strong taken" state for 2-bit predictor. 1-bit predictor prediction X10=2 XII=3 X10 1 XII=3 X10=0 XII = 3 X10=3 XII=2 X10 = 2 XII=2 X10 = 1 XII=2 X10-0 XII=2 X10 = 3 XII = 1 X10=2 XII = 1 X10 = 1 XII = 1 X10=0 XII=1 taken X10-3 XII=0 Accuracy percentage = outcome taken 2-bit predictor prediction X10 = 2 XII=3 X10 = 1 X11 = 3 X10=0 X11 = 3 X10 = 3 XII=2 X10=2 XII=2 X10 = 1 XII = 2 X10=0 XII=2 X10 = 3 XII=1 X10=2 XII = 1 X10 = 1 XII = 1 X10-0 XII=1 taken X10=3 X11-0 Accuracy percentage = outcome taken

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter8: Data And Network Communication Technology

Section: Chapter Questions

Problem 13RQ

See similar textbooks

Similar questions

In the Figure shown below, consider your binary sequence d(n): 1- Find the DPSK output signal (the modulated signal). 2- Show how to demodulate the DPSK output signal and recover d(n). d(n)=1100110000 Data DPSK d(n) DPSK DPSK Modulated Data Modulator Demodulator signal
A 4-bit carry-look ahead adder (CLA) is used to add the two numbers: A(A3A2A1A0) = 0110 and B (B3B2B1B0) = 1001 with an external carry-in C0=1. Use the CLA carry-out equation ( Si = Pi Ci , Ci + 1 = Gi + Pi Ci Where Pi = Ai Bi and Gi = AiBi) to compute the values of following outputs?I. Carry-Out = C3II. Sum = S3
in hamming coding system(7,3) shown as ; 3 test bit and 7 total bit (test+data) and test bits are shown as (c1,c2,c3...) or (p1,p2,p3...) bit series coded in haming(15,4) is recieved as 0011001110111000(p1,p2,....,d11) on reciever side according to this bit series; what is the (d1,d2,...d11) ?
Write the equivalent VRC and LRC in the given below. Odd Parity for VRC and Even for LRC. Indicate the character that should be attached in the given. Given: (Using Hex) D - 44i - 69e - 65c - 63i - 69l - 6Cy - 79n - 6Espace - 20 G - 47o - 6Fn - 6Ez - 7Aa - 61l - 6Ce - 65s - 73 Please use the ASCII Table.
VHDL: Four Bit Wide 2 x 1 Multiplexer What's the VHDL Code for the Four Bit Wide 2 x 1 Multiplexer? If the inputs (Minterm and Input_SEL) equal 0, what's Output_Y in the truth table? If the inputs (Minterm and Input_SEL) equal 1, what's Output_Y in the truth table?
In the following circuit, the 3 bit up-counter counts from Q2Q1Q0-000 to Q₂Q₁Q0= 111. Q2 is the most significant bit and Qo is the least significant bit. Assuming the 3-bit up-counter is initialized to be Q₂Q1Q0-000. The 3-to-8 decoder has output C, which has 8 bits, and is specified as C7 C6 C5 C4 C3 C2 C1 Co (Co is the least significant bit). Which statements below correctly describe the circuit? Choose all that apply. clock С7 С6 С5 С4 С3 С2 С1 С0 3 to 8 decoder Q2 Q1Q0 3 bit up-counter
Design a signed n-bit multiplier.
Write the equivalent VRC and LRC in the given below. Odd Parity for VRC and Even Parity for LRC. Indicate the character that should be attached in the given. Given: (Using Hex) D - 44i - 69e - 65c - 63i - 69l - 6Cy - 79n - 6Espace - 20 G - 47o - 6Fn - 6Ez - 7Aa - 61l - 6Ce - 65s - 73 Please use the ASCII Table.
For a resolution of 0.032 V and an analog sample voltage of 4.030 V, complete the table below: (Round-off your answer to 4 decimal places, if applicable) Vin 4.030 12-bit linear PCM code 8-bit compressed code Decoded 12-bit code Decoded Voltage (V) Total Error (V) Copy and fill-out this table in your solution sheet. Show your complete solution. No solution, no point. Type your student number in this question.
For two-bit and three-bit branch prediction, the execution pattern for the branch is NTNTNTTT. For each scheme, note whether the prediction is taken (T) or not taken (NT).
on on on on A 4-bit carry look-ahead adder and a 64-bit carry look-ahead adder have the same complexity Select one: O True O False Select the correct answer of the BCD addition of: 205+147 Select one: O a. 001101010010 O b. 110001110101 O c. 100111110101 O d. 100001111101 Verilog is a hardware descriptive language that is easier than VHDL. Select one: O True O False In VHDL, a signal's name can only start and contain characters. Select one: O True O False
Multiply the operands x=- 101*2^(-7) and y=-21*2^(-6) using the booth method. Represent their values in binary, use the booth method to multiply them, represent the result in decimal.