Design a combinational circuit that uses 4- bit adders and 2-to-1 MUXES. Given two 8- input signed 2s-complement numbers A and B and a binary input signal M, your circuit should produce an 8-bit signed 2s- complement result R, as follows: if (M == 0) R = A +7; else R = B + 15;

Design a combinational circuit that uses 4- bit adders and 2-to-1 MUXES. Given two 8- input signed 2s-complement numbers A and B and a binary input signal M, your circuit should produce an 8-bit signed 2s- complement result R, as follows: if (M == 0) R = A +7; else R = B + 15;

Introductory Circuit Analysis (13th Edition)

13th Edition

ISBN:9780133923605

Author:Robert L. Boylestad

Publisher:Robert L. Boylestad

Chapter1: Introduction

Section: Chapter Questions

Problem 1P: Visit your local library (at school or home) and describe the extent to which it provides literature...

See similar textbooks

Similar questions

A 4-bit magnitude comparator is explained in the attached file. With similarlogic, design a 3 bit magnitude comparator. You must show the equations and draw the logic circuit. [Hints: A and B are two numbers each with 3 bits. How can you implement a circuit to compare these two numbers if, A=B, A>B or A<B]
The inputs to a digital circuit are having the signals of A, B and C has +5V power supply (logic 1) and the ground (logic 0) are available. The output of the circuit is X-A'B+A'B'C' [a) Write down the output function(X) in its canonical SOP and POS forms (b) Implement the circuit of output function(X) using only two 2:1 multiplexers.
3-) Analyze the circuits below and write the Boolean equation for each Part. Simplify the equation using Boolean algebra and determine if they function as an XOR, XNOR or neither. A): Dor B): XD XD . D
Show each step clearly ... 1. Compute the 8-bit two’s complement for -79 and -23. 2. What are the negative decimal numbers represented by the bytes 0xF2 and 0x83? 3. Show how each of the following signed, decimal integers would be stored in 8-bit two's complement code. Give your answer in hexadecimal. Must show the steps to get the result. (part a) +99 (part b) -1
JECT COMPUTER CONTR x B Lab 8 - Adder-Subtractor Circu X B Lab 8 - Adder-Subtractor Circu x 2/le/content/692876/fullscreen/8254623/View B Grades - 21F --EI.. ubtractor Circuit Subtractor Circuit). For the adder circuit, we would like to create a circuit that adds three single bit inputs (A, B, and C) to produce a two bit answer (Cout and Sum) 1) In the space provided on the Submission Sheet, define the truth table for the adder circuit. 2) For the two output (Cout and Sum), write the un-simplified SOP expressions in the space provided on the Submission Sheet. 3) In the space provided on the Submission Sheet, use Boolean algebra to show that the un- simplified SOP expressions are equivalent to: Cout = A B + (AOB) C Sum = (AOB)OC 4) Construct the adder circuit show below: XOR A XOR INFUT VCC B OUTPUT D Sum inst5 inst6 AND2 C OR2 inst 1 OUTPUT D Cout AND2 inst2 inst MacBook Pro
5. The following figure shows the eight-bit Adder-Subtractor. Your inputs for this combinational circuit are A=16, B=31 and M = 1. What are the outputs S7, S6, S5, S4, S3, S2, S1, and S0? Express the outputs with a hexadecimal number. You have to show how to get the outputs by indicating each carry bit. (Note: You should show all the steps)
The circuit shown in figure performs addition as well as subtraction. If 4-bit binary numbers A(A3,A2,A1,A0) = 1011 and B(B3,B2,B1,B0) = 1111 are applied to this circuit. When the signal S=1, what are the values for the sum and carry output? B3 Ag B2 A2 B, A, B. Ao C3 C2 FA Co FA FA FA So C4 S3 Oa. S3S2S1S0 = 1100 and CO = 0 O b. S3S2S1SO = 1101 and CO = 1 c. S3S2S1S0 = 1111 and CO = 0 O d. S3S2S1SO = 1110 and CO = 1 D
2. Design an electronic digital circuit that implements the following logic expressions. Hint: Consider a multiplexer approach as your first optimization alternative. F = A-B.C+ B.T D+C D+ A C.D+A.B F = A.B.C+ B.C.D+C D+A C-D+C D A-B.C+A.B -D+T D+A.C-D+C.D A.B.C+B C.D+C.D+ A.C-D+ A.B F = (7.2) Construct K-Maps for all expressions Construct the optimized circuit that best meets specifications 7.2.
3. The following figure shows the four-bit Adder-Subtractor. Your inputs for this combinational circuit are A = 8, B = 5 and M = 1. What is the outputs S3, S2, S1, and S0? You have to show how to get the outputs by indicating each carry bit. (Note: You should show all the steps to receive full credits)
Design a code converter that converts a decimal digit from BCD to excess-3 code, the input variables are organized as (A B C D) respectively with A is the MSB, the output variables are organized as (W XY Z) respectively with W is the MSB, put the invalid decimal numbers as don't care. W=A+BD+BC' W=A+BD+BC, W=A'+BD+BC W= BC'D'+B'D+B'C
Please answer fast for like. Building a Signed Multiplier CircuitOn to the 4 x 4 signed multiplier circuit! This will multiply two signed 4-bit binary numbers andget an 8-bit signed output. For this circuit, you will use the 4-bit adder FA_4, and the 4-bitmultiplexer MUX_4. The algorithm for the 4 x 4 multiplier is to first add, and then shift that willaccumulate partial products. Note that here are no clocks! You will use two FA_4 adders tomake an 8-bit adder. The algorithm is to move from the LSB to the MSB of the multiplier, notethat if the bit is 1 the multiplicand is entered, if the bit is 0 all 0’s are entered. Partial sums areformed from the 2nd partial multiplication through the 4th multiplication. Also, for themultiplication of 2 4-bit numbers, the solution may be as many as 8-bits.
In an analog-to-digital conversion process, four samples (s1, s2, s3, and s4) are taken as given below: s1=-0.357 s2=-0.329 s3=0.139 s4=-0.068 3-bit quantization scheme is applied to these samples according to the below quantization table. What is the resulting digital signal? Quantized codes 111 110 101 100 -0.1 Sample -0.4 -0.3 -0.2 0.2 0.1 011 values 0.3 0.4 010 001 000