Please help with this Computer architecture homework question. DataPath Performance Evaluation: Use the following information for all parts of the question.Please round your answers to 2 decimal places.24:01 SISTMemory Access = 680 psALU Operations = 340 psRegister Access = 170 psNote: for this exam, the critical data path for JUMP is just the Instruction Fetch stage.1. If we implement the DataPath as a single-cycle using variable cycle length, fill in the cycletime for the following statement types (critical data path) in ps.R-Type: =Load Type =Store Type =Branch Type =psLoad type=19%Store type = 23%Branch type=8%Jump = 2%psTYPER-TypeLoadStoreBranchJumppspsJump =2. If we implement the above DataPath using a single-cycle with fixed length, the cycle lengthwould beps.3. If we are running a program with instruction mix:R-type= 48%ps%agethe average time to execute an instruction isCritical TimenotoulartpsWeighted Time Memory Performance:The following questions will refer to the same instruction mix as above, with the following theadditional information:Processor Pl:42% of all instructions are memory access instructions.Level 1 Cache Access = 0.68 nsMain Memory Access = 59 ns12% of all memory access is a "miss".9. The clock rate of the processor =_cycles10 The Average Memory Access Time for the given data =11. The Average number of cycles for a memory access12. Assuming that the base CPI = 1.0 cycles, and using the answer from #11, memolquio 110ad bloow slova sno lo digasi orlnsthe average time to complete an instruction for the program described =_Now, consider processor P2, with the addition of a Level 2 Cache, with an access time of4.3 ns and a "hit" rate of 13%.GHz.ii.nonto molami bonilns13. The Average Memory Access Time for the given data =14. The Average number of cycles for a memory access =15. Assuming that the base CPI = 1.0 cycles, and using the answer from #14,the average CPI for the program described16. Which processor performs better for the program described? (P1 or P2)nsomment scuse ori gried 2ns for P2.top-31qy dommelcyclescycles and mustom asig on Tnoliartedi buol od 1o A17. Including the delays in the Pipelined DataPath in question 8, and the memoryperformance analysis in question 15, find theAverage Memory Access =18. Find the final average effective number of cycles for processor P2 =19. Find the final average time to complete an instruction for processor P2 =Jani 100is endousadIno-stiupstGODE

“Since you have posted multiple questions, we will provide the solution only to the first question…

DataPath Performance Evaluation: Use the following information for all parts of the question. Please round your answers to 2 decimal places. Memory Access = 680 ps ALU Operations = 340 ps Register Access = 170 ps Note: for this exam, the critical data path for JUMP is just the Instruction Fetch stage. 1. If we implement the DataPath as a single-cycle using variable cycle length, fill in the cycle time for the following statement types (critical data path) in ps. R-Type:: Load Type = Store Type = Branch Type = Jump = = ps ps ps ps ps

DataPath Performance Evaluation: Use the following information for all parts of the question. Please round your answers to 2 decimal places. Memory Access = 680 ps ALU Operations = 340 ps Register Access = 170 ps Note: for this exam, the critical data path for JUMP is just the Instruction Fetch stage. 1. If we implement the DataPath as a single-cycle using variable cycle length, fill in the cycle time for the following statement types (critical data path) in ps. R-Type:: Load Type = Store Type = Branch Type = Jump = = ps ps ps ps ps

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter4: Processor Technology And Architecture

Section: Chapter Questions

Problem 2PE: If a microprocessor has a cycle time of 0.5 nanoseconds, what’s the processor clock rate? If the...

See similar textbooks

Similar questions

Asap
A memory hierarchy contains a single cache with a miss rate of 2% that holds both instructions and data. The miss penalty to access main memory is 100 cycles. 15% of the instructions are jumps, 20% are stores, 20% are loads (30% have values used in the next instruction), 10% are branches (taken 20% of the time), and 35% are ALU instructions. Jumps and branches are determined in the ID stage. What is the base CPI, and what is the effective CPI?
What is the execution time of each type of instruction assuming only the required stages execute for each instruction?
A microprocessor has a 32-bit address line. The size of the memory contents of each address is 8 bits. The memory space is defined as the collection of memory position the processor can address. What is the address range (lowest to highest, in hexadecimal) of the memory space for this microprocessor? What is the size (in bytes, KB, or MB) of the memory space? 1 KB = 21010 bytes, 1MB = 22020 bytes, 1GB = 23030 bytes A memory device is connected to the microprocessor. Base o the size of the memory, the microprocessor has assigned the addresses 0xA4000000 to 0xA07FFFFF to this memory device. What is the size (in bytes, KB, or MB) of this memory device? What is the minimum number of bits required to represent the addresses only for this memory device?
The memory unit of a computer has 256K words of 32 bits each. The computer has an instruction format with four fields: an opcode field; a mode field to specify one of seven addressing modes; a register address field to specify one of 60 registers; and a memory address field. Assume an instruction is 32 bits long. Answer the following:Q.) How large must the address field be?
Suppose the cache access time is 10ns, main memory access time is 200ns, and the cache hit rate is 95%. Assuming parallel (overlapped) access (or say, load-through is used), what is the average access time for the processor to access an item?
Main memory of the basic computer has been shown in the figure below, each instruction and memory variables are represented with the respective physical address (in red and bold font) of each location. PC has value of 1028h and addressing mode is direct. Main Memory Address Content 1028h LDA 2011h; 1029h BUN 102Bh; 102Ah ADD 2012h; 102Bh AND 2012h; : : 2011h 0; 2012h 1; You are required answer following questions. How these instructions will be executed according to instruction execution cycle with respect to the timing signals (T0, T1, T2..)? (10) What will be the value of these registers (PC, AR, DR, IR and AC) with respect to timing signals during the execution of each instruction? (10) What will the final outcome of the after the execution of instruction at physical address 102Bh? (5)
A CPU has 32-bit memory address and a 256 KB cache memory. The cache is organized as a 4-way set associative cache with cache block size of 16 bytes. What will be the number of bits in the TAG, SET, BYTE offset fields?
The memory unit of a computer has 2M words of 32 bits each. The computer has an instruction format with 4 fields: an opcode field; a mode field to specify 1 of 4 addressing modes; a register address field to specify one of 9 registers; and a memory address field. Assume an instruction is 32 bits long. Answer the following: d) How large is the opcode field?
calculate the percentage of total cycles by each class with respect to the overall total cycles. Addition used for calculating memory effective address for load and store instructions should NOT be considere
A benchmark program makes 1800 memory references and produces the following statistics. The average memory access time is 60 nsec, the number of memory misses on the cache is 12,000 and the primary memory access time is 45 nsec. The computer manufacturer maintains that the Cache system has a 25 nsec access time. Is this plausible?
A CPU's clock rate is 4 GHz. This CPU's cache hit time is measured as 1 clock cycle, the miss penalty is 35 cycles. The cache hit rate is 80%. What's this CPU's average memory access time measured in ns?