Consider the following assembly code:InstructionDescriptionLD R1, 45(R2)Read data from memory and store in R1. Memory address is calculated by adding 45 to the content of R2ADD R7, R1, R5Add contents of R1 and R5 and store to R7XOR R2, R7, R7Logical Ex-OR between contents of R7 with R7 and store result in R2Jump to Target if R7 is ZeroRead data from memory and store in R3. Memory address is calculated by adding 50 to the content of R4Read data from memory and store in R5. Memory address is calculated by adding 45 to the content of R6BEZ R2, TargetLD R3, 50(R4)LD R5, 45(R6)ADD R10, R5, R3Add contents of R5 to R3 and store in R2Target: AND R2, R3, R5Logical AND between contents of R3 & R5. Store result to R2ADD R10, R8, R2Add contents of R2 and R8 and store to R10ENDUse five-stage pipeline containing Fetch, Decode, Memory read, Execute, Write-back units, show the execution of above instructions. Datadependencies and control hazards, if detected must be resolved by delaying the pipeline as required. Assume that a multi-port RAM is used withthe CPU running at 1GHZ and each section requires 3 clock cycles. Calculate the execution time.

Here, I have to provide a solution to the above question.

Consider the following assembly code: Description Read data from memory and store in R1. Memory address is calculated by adding 45 to the content of R2 Instruction LD R1, 45(R2) ADD R7, R1, R5 Add contents of R1 and R5 and store to R7 XOR R2, R7, R7 Logical Ex-OR between contents of R7 with R7 and store result in R2 BEZ R2, Target LD R3, 50(R4) Jump to Target if R7 is Zero Read data from memory and store in R3. Memory address is calculated by adding 50 to the content of R4 Read data from memory and store in R5. Memory address is calculated by adding 45 to the content of R6 LD R5, 45(R6) ADD R10, R5, R3 Add contents of R5 to R3 and store in R2 Target: AND R2, R3, R5 Logical AND between contents of R3 & R5. Store result to R2 ADD R10, R8, R2 Add contents of R2 and R8 and store to R10 END Use five-stage pipeline containing Fetch, Decode, Memory read, Execute, Write-back units, show the execution of above instructions. Dat dependencies and control hazards, if detected must be resolved by delaying the pipeline as required. Assume that a multi-port RAM is used wit the CPU running at 1GHZ and each section requires 3 clock cycles. Calculate the execution time.

Consider the following assembly code: Description Read data from memory and store in R1. Memory address is calculated by adding 45 to the content of R2 Instruction LD R1, 45(R2) ADD R7, R1, R5 Add contents of R1 and R5 and store to R7 XOR R2, R7, R7 Logical Ex-OR between contents of R7 with R7 and store result in R2 BEZ R2, Target LD R3, 50(R4) Jump to Target if R7 is Zero Read data from memory and store in R3. Memory address is calculated by adding 50 to the content of R4 Read data from memory and store in R5. Memory address is calculated by adding 45 to the content of R6 LD R5, 45(R6) ADD R10, R5, R3 Add contents of R5 to R3 and store in R2 Target: AND R2, R3, R5 Logical AND between contents of R3 & R5. Store result to R2 ADD R10, R8, R2 Add contents of R2 and R8 and store to R10 END Use five-stage pipeline containing Fetch, Decode, Memory read, Execute, Write-back units, show the execution of above instructions. Dat dependencies and control hazards, if detected must be resolved by delaying the pipeline as required. Assume that a multi-port RAM is used wit the CPU running at 1GHZ and each section requires 3 clock cycles. Calculate the execution time.

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Similar questions

4. Consider the following assembly code: Instruction Description LD RI, 45(R2) Read data from memory and store in R1. Memory address is calculated by adding 45 to the content of R2 ADD R7, RI, RS Add contents of R1 and R5 and store to R7 SUB R8, R1, R7 Subtract content of R7 from content of R1 and save to R8 Logical Ex-OR between contents of R8 & R8. Store result to R7 Jump to Target if R7 is Zero XOR R7, R8, R8 BEZ R7, Target LD R5, 50(R2) Read data from memory and store in R5. Memory address is calculated by adding 50 to the content of R2 LD R8, 45(R2) Read data from memory and store in R8. Memory address is calculated by adding 45 to the content of R2 ADD R10, R8, R5 Add contents of R8 and R5 and store to R10 Logical AND between contents of R3 & R4. Store result to R2 Add contents of R2 and R8 and store to R10 Target: AND R2, R3, R4 ADD R10, R8, R2 END a) Identify each type of data dependency; list the two instructions involved; identify which instruction is dependent b) Use…
Microprocessor (AVR) Fundamentals 1) - Find the contents of register R20 after each of the following codes executed. Also, indicate the state of the Z flag. (a) LDI R20, $89 LDI R21, $76 AND R20, R21 (c) LDI R20, $95 LDI R21, SAA EOR R20, R21 (b) LDI R20, 0xC5 LDI R21, 0x12 OR R20, R21 (d) LDI R20,0 LDI R21, $99 LDI R22, $FF OR R20, R21 EOR R20, R22 COM R20
Consider the following assembly code: Instruction Description LD R1, 45(R2) Read data from memory and store in R1. Memory address is calculated by adding 45 to the content of R2 ADD R7, R1, R5 Add contents of R1 and R5 and store to R7 SUB R8, R1, R7 Subtract content of R7 from content of Rl and save to R8 XOR R7, R8, R8 Logical Ex-OR between contents of R8 & R8. Store result to R7 BEZ R7, Target Jump to Target if R7 is Zero LD R5, 50(R2) Read data from memory and store in R5. Memory address is calculated by adding 50 to the content of R2 LD R8, 45(R2) Read data from memory and store in R8. Memory address is calculated by adding 45 to the content of R2 ADD R10, R8, R5 Add contents of R8 and R5 and store to R10 Target: AND R2, R3, R4 Logical AND between contents of R3 & R4. Store result to R2 ADD R10, R8, R2 Add contents of R2 and R8 and store to R10 END Q: Use five-stage pipeline containing fetch, decode, memory read, execute, write-back units, show the execution of above instructions.…
Consider the following assembly code: Instruction Description LD R1, 45(R2) Read data from memory and store in R1. Memory address is calculated by adding 45 to the content of R2 ADD R7, R1, R5 Add contents of R1 and R5 and store to R7 SUB R8, R1, R7 Subtract content of R7 from content of R1 and save to R8 XOR R7, R8, R8 Logical Ex-OR between contents of R8 & R8. Store result to R7 BEZ R7, Target Jump to Target if R7 is Zero LD R5, 50(R2) Read data from memory and store in R5. Memory address is calculated by adding 50 to the content of R2 LD R8, 45(R2) Read data from memory and store in R8. Memory address is calculated by adding 45 to the content of R2 ADD R10, R8, R5 Add contents of R8 and R5 and store to R10 Target: AND R2, R3, R4 Logical AND between contents of R3 & R4. Store result to R2 ADD R10, R8, R2 Add contents of R2 and R8 and store to R10 END a) Identify each type of data dependency; list the two instructions involved; identify which instruction is dependent b) Use five-stage…
4. Which segment will be accessed for the instruction MOV [BX],AH.
19)The LMC instruction code format "ABC", is defined as _. a. C is the operation code and AB is the address b. AB is the operation code and C is the address c. A is the operation code, B is the INBOX/OUTBOX flag and C is the MAILBOX d. A is the operation code and BC is the address
Home Work: Execute the following instruction using all previous instruction format types: S = F-(C*B)+M
6. Fill in the requested register values on the right side of the following instruction sequence:mov esi,OFFSET myBytesmov ax,[esi] ; a. AX =mov eax,DWORD PTR myWords ; b. EAX =mov esi,myPointermov ax,[esi+2] ; c. AX =mov ax,[esi+6] ; d. AX =mov ax,[esi-4] ; e. AX =
Write an assembly code to assign the register BX with 4014H, and register DX with 4028 H. Move the content of BX to DX, und verse versa. Then, copy the now value of low content for BX and DX .to memory location [2131 H], and [2139H]
QuedT: Choose the correct answer: [ Opcode, funct3 and funct7/6 in instruction format are used to identify the: (a) function. (b) instruction. (e) branch. (d) memory address. The register that hold the address of the current instruction being executed is called: (a) saved register. (b) global pointer. (e) stack pointer. (d) program counter. Placing the executable file into the memory for execution by the processor is the role of (a) assembler. (b) linker. (e) loader. (d) compiler. The part which responsible for transmitting the data to/from the processor is: (a) control unit. (b) Datapath. (c) data bus. (d) memory. Parallel hardware cannot be used for faster division because: (a) subtraction is conditional on sign of remainder. (b) multiplication is conditional on sign of remainder. (c) subtraction is conditional on sign of divisor. (d) multiplication is conditional on sign of divisor. we cannot slower the clock cycle to fit the floating-point adder algorithm into one clock cycle…
Compile the following high-level code into RISC-V pseudo assembly language. Assume a, b, and c are stored in memory as words. Use x1, x2 and x3 for a, b, and c. When the computation completes, the variable whose value changes should be stored back to memory. You can use “lw x5, a” and “sw x5, a” as pseudoinstructions for load and store a word for variable a. if (a < b) { c=4; //true1 } else if (a == b) { c=5;//true2 } else { c=6; }
3. Compile the following high-level code into RISC-V pseudo assembly language. Assume variable a and val are stored in memory as words. Make sure you load these values into registers before you use them and store back any changes to memory. You can use "Iw x5, a" and "sw x5, a" as pseudoinstructions for load and store a word for variable a, considering a is a symbol for the address of the memory that store the value of a. This question is for you to practice using shift-logic instruction, logic (AND, OR, etc) instructions as well as branch instructions. If (a e 30) ( val - (val & exFF00)- 20; else ( val - (val » 12) - 5;