16: AND R2 = R2 & R13; %3D 17: BEQ R9 == R1, Target; 18: AND R9 = R9 & R1; Consider a pipeline with forwarding, hazard detection, and 1 delay slot pipeline is the typical 5-stage IF, ID, EX, MEM, WB MIPS design. F complete the pipeline diagram below (instructions on the left, cycles on top) the characters IF, ID, EX, MEM, WB for each instruction in the boxes. Ass !!

Database System Concepts
7th Edition
ISBN:9780078022159
Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan
Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan
Chapter1: Introduction
Section: Chapter Questions
Problem 1PE
icon
Related questions
Question
I0: ADD R4 = R1 + RO;
Il: SUB R9 = R3 -
R4;
12: ADD R4
R5 + R6;
%3D
13: LDW R2
MEM [R3 + 100];
14: LDW R2 = MEM [R2 + 0];
15: STW MEM [R4 + 100]
16: AND R2 = R2 & R1;
R1, Target;
18: AND R9 = R9 & R1;
R2;
17: BEQ R9 ==
Consider a pipeline with forwarding, hazard detection, and 1 delay slot for branches. The
pipeline is the typical 5-stage IF, ID, EX, MEM, WB MIPS design. For the above code,
complete the pipeline diagram below (instructions on the left, cycles on top) for the code. Insert
the characters IF, ID, EX, MEM, WB for each instruction in the boxes. Assume that there two
levels of bypassing, that the second half of the decode stage performs a read of source registers,
and that the first half of the write-back stage writes to the register file. Label all data stalls
(Draw an X in the,box). Label all data forwards that the forwarding unit detects
(arrow between the stages handing off the data and the stages receiving the data). What is the
final execution time of the code?
Cycles
I#
6 7 8
10
3
9
11 12
13
14
I0
11
12
13
14
15
16
17
18
Transcribed Image Text:I0: ADD R4 = R1 + RO; Il: SUB R9 = R3 - R4; 12: ADD R4 R5 + R6; %3D 13: LDW R2 MEM [R3 + 100]; 14: LDW R2 = MEM [R2 + 0]; 15: STW MEM [R4 + 100] 16: AND R2 = R2 & R1; R1, Target; 18: AND R9 = R9 & R1; R2; 17: BEQ R9 == Consider a pipeline with forwarding, hazard detection, and 1 delay slot for branches. The pipeline is the typical 5-stage IF, ID, EX, MEM, WB MIPS design. For the above code, complete the pipeline diagram below (instructions on the left, cycles on top) for the code. Insert the characters IF, ID, EX, MEM, WB for each instruction in the boxes. Assume that there two levels of bypassing, that the second half of the decode stage performs a read of source registers, and that the first half of the write-back stage writes to the register file. Label all data stalls (Draw an X in the,box). Label all data forwards that the forwarding unit detects (arrow between the stages handing off the data and the stages receiving the data). What is the final execution time of the code? Cycles I# 6 7 8 10 3 9 11 12 13 14 I0 11 12 13 14 15 16 17 18
Expert Solution
steps

Step by step

Solved in 2 steps with 1 images

Blurred answer
Knowledge Booster
Pipelining
Learn more about
Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, computer-science and related others by exploring similar questions and additional content below.
Similar questions
  • SEE MORE QUESTIONS
Recommended textbooks for you
Database System Concepts
Database System Concepts
Computer Science
ISBN:
9780078022159
Author:
Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan
Publisher:
McGraw-Hill Education
Starting Out with Python (4th Edition)
Starting Out with Python (4th Edition)
Computer Science
ISBN:
9780134444321
Author:
Tony Gaddis
Publisher:
PEARSON
Digital Fundamentals (11th Edition)
Digital Fundamentals (11th Edition)
Computer Science
ISBN:
9780132737968
Author:
Thomas L. Floyd
Publisher:
PEARSON
C How to Program (8th Edition)
C How to Program (8th Edition)
Computer Science
ISBN:
9780133976892
Author:
Paul J. Deitel, Harvey Deitel
Publisher:
PEARSON
Database Systems: Design, Implementation, & Manag…
Database Systems: Design, Implementation, & Manag…
Computer Science
ISBN:
9781337627900
Author:
Carlos Coronel, Steven Morris
Publisher:
Cengage Learning
Programmable Logic Controllers
Programmable Logic Controllers
Computer Science
ISBN:
9780073373843
Author:
Frank D. Petruzella
Publisher:
McGraw-Hill Education