i need ans | microprocessor 8085 Answer the following:1. The segment addresses are assigned as 0000H to F000H and the offset addresses values are from 0000Hto FFFFH, and then the physical addresses range from--------Processor was first introduced by Intel in 1971.2.3.4.5.1Kbyte x 8 memory device has ---6.-----is one that can be placed into any area of memory and executed without change.-set to 0 enables external data bus control circuitry.---- memory locations, with a width of ---------- bits.--is useful for checking the entire contents of a register or a memory location against anothervalue7. When two signed operands are compared, the compression result is Destination > source flag equals ---9.8. Performance of microprocessor is measured in what is called ------------ that is how many millioninstructions they can execute per second.-------is a 16-bit register used for indexed, based indexed and register indirect addressing, aswell as a destination data address in string manipulation instructions.- In this mode the effective address (EA) resides in either a base register (BX) or index10.registers (SI, or DI).

According to Bartleby Guidelines we need to answer only 3 sub questions so I have answered first…

1. The segment addresses are assigned as 0000H to F000H and the offset addresses values are from 0000H to FFFFH, and then the physical addresses range from--- --Processor was first introduced by Intel in 1971. --is one that can be placed into any area of memory and executed without change. not to anablos ortomol doto bug control cinquitur 2. 3.

1. The segment addresses are assigned as 0000H to F000H and the offset addresses values are from 0000H to FFFFH, and then the physical addresses range from--- --Processor was first introduced by Intel in 1971. --is one that can be placed into any area of memory and executed without change. not to anablos ortomol doto bug control cinquitur 2. 3.

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter5: Data Storage Technology

Section: Chapter Questions

Problem 2PE

See similar textbooks

Similar questions

If a microprocessor has a cycle time of 0.5 nanoseconds, what’s the processor clock rate? If the fetch cycle is 40% of the processor cycle time, what memory access speed is required to implement load operations with zero wait states and load operations with two wait states?
In the ________, memory addresses consist of a single integer.
A(n) __________ is a storage location implemented in the CPU.
0001 = Load AC from memory 0010 = Store AC to memory 0101 = Add to AC from memory 0011 = Load AC (the accumulator register) from an I/O device 0111 = Store AC to an I/O device With these instructions, a particular I/O device is identified by replacing the 12-bit address portion with a 12-bit device number. Remember that a number ending with a small ‘h’ means the number is a hexadecimal number. What is the hexadecimal string that expresses the following instructions? Load AC from memory location 62h. Add the contents of memory location 451h to AC. Store AC to memory location 8h. Store AC to I/O device number 8h.
A 74LS139 2-to-4 code is used to partition the memory space of an MC68008 into 4 quadrant, ROM, RAM, PER (for Synchronous devices) and the 4th is reserved for future provision. Write the address range of the RAM. And compute the addresses per location in ROM if is 64 KB
b. How many bits are required to address a 4M × 16 main memory if main memory is byte-addressable?c. How many bits are required to address a 1M × 8 main memory if main memory is byte-addressable?
A digital computer has a memory unit with 24 bits per word. The instruction set consists of 150 different operations. All instructions have an operation code part (opcode) and an address part (allowing for only one address). Each instruction is stored in one word ofmemory.a. How many bits are needed for the opcode?b. How many bits are left for the address part of the instruction?c. What is the maximum allowable size for memory?d. What is the largest unsigned binary number that can be accommodated in one word of memory?
ISA of a hypothetical CPU 1 Address Memory: Address Data - (8-bits) LOAD M 100 25 STORE M 101 90 ADD M 102 65 SUB M 103 36 MUL M 104 22 105 77 DIV M 106 89 Where: Note: all numbers are hexadecimal M-a memory address AC - accumulator Sample program: //line 1 /line 2 //line 3 //line 4 //line 5 //line 6 LOAD 100 ADD 101 STORE 106 LOAD 102 SUB 103 STORE 105 Answer the following questions based on the given information above. 1. What is the content of memory location 106 after executing line 3? 2. What is the content of memory location 105 after executing line 6? 3. Write a program segment that will multiply the content of memory location 105 with the content of AC and store the result at memory location 100. а. b. 4. For this CPU, what is the width of the program counter? (express answer in terms of bits, do not include the word "bits" in your answer)
Q6: A digital computer has a memory unit with 24 bits per word. The instruction set consists of 110 different operations. All instructions have an operation code part (opcode) and an address part (allowing for only one address). Each instruction is stored in one word of memory. (a) How many bits are needed for the opcode? (b) How many bits are left for the address part of the instruction? (c) What is the maximum allowable size for memory? (d) Can we extend this instruction set by adding new 10 instructions and keeping the same length of opcode part? (e) Determine the type of this instruction set: stack-based ISA or accumulator- based ISA or general purpose registers-based ISA?
For the 8086 memory segment (011A) h with an offset (2B35) h, the memory address is
A certain computer has a memory of 1M words, and each word is 32 bits long. Each instruction is 32 bits long and is consisted of an opcode field, a register address field to specify one of 32 registers, and a memory address field. How large must the register field be? How large must the address field be? How many different opcodes can be supported by this format? Show your reasoning
A digital computer has a memory unit with 24 bits per word. The instruction set consists of 150 different operations. All instructions have an operation code part (opcode) and an address part (allowing for only one address, similar to Marie). Each instruction is stored in one word of memory. a) How many bits are needed for the opcode? b) How many bits are left for the address part of the instruction? c) What is the maximum allowable size for memory?